Epicareer Might not Working Properly
Learn More

Physical Design Architect

Salary undisclosed

Apply on


Original
Simplified

Physical Design Architect

Location: San Jose, CA - Based out in California Hybrid

Candidate has to report to work at least 3 days in a week ( local to bay area is preferred).

Responsibilities:

  1. Work closely with logic design team to define physical architecture and drive physical aspects during the design cycle.
  2. Collaborate across teams (physical design, logic design, package, DFT and test).
  3. Hands-on synthesis and PnR using industry standard tools for high-speed digital designs in advanced process nodes.
  4. Perform all aspects of sign-off including power, timing, physical verification checks, and design closure.

Must have experience

  1. 15-20 years of experience in Physical Design and timing closure.
  2. Hands-on experience in synthesis, PnR and STA using Cadence/Synopsys tools for complex digital designs in 7nm and below.
  3. Must have experience of multiple large SoC tapeouts in advanced nodes including hands-on experience in chip-level physical design and STA closure.
  4. Strong experience in SOC/ASIC/GPU/CPU design flows on taped out designs, expertise in timing closure at block/chip levels and ECO flows.
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
Report this job