Epicareer Might not Working Properly
Learn More
S

Design Verification Engineer

Salary undisclosed

Checking job availability...

Original
Simplified

About Us:
Sivaltech is a leading VLSI service provider, delivering high-quality design and verification services to top semiconductor companies. We're seeking an experienced Senior Design Verification Engineer to join our team, supporting our client in San Diego, CA, with a focus on chip-level verification. Job Summary:
We're looking for a highly skilled Senior Design Verification Engineer with expertise in verifying complex digital designs at the chip level. The ideal candidate will have experience with various protocols (AMBA AHB, I2C, DDR, USB, UART) and be proficient in developing testbenches, testcases, and testscripts using SystemVerilog/UVM. Responsibilities:
- Develop and execute verification plans, testbenches, and testcases for complex digital designs at the chip level
- Write SystemVerilog/UVM code for testbenches, testcases, and testscripts
- Verify designs using simulation, emulation, and formal verification methods
- Collaborate with design engineers to resolve design issues and improve design quality
- Participate in design reviews and provide feedback on design and verification methodologies
- Mentor junior engineers in verification methodologies and best practices
- Develop and maintain chip-level verification environments, including testbenches, testcases, and testscripts
- Work closely with the design team to ensure that the design meets the required specifications and functionality Requirements:
- 8+ years of experience in design verification engineering, with a focus on chip-level verification
- Strong expertise in SystemVerilog/UVM and verification methodologies
- Proficiency in verifying designs using AMBA AHB, I2C, DDR, USB, and UART protocols
- Experience with simulation, emulation, and formal verification tools (e.g., QuestaSim, VCS, Jasper)
- Strong understanding of digital design principles and microprocessor architecture
- Excellent problem-solving skills and attention to detail
- Strong communication and teamwork skills Nice to Have:
- Experience with FPGA design and verification
- Knowledge of scripting languages (e.g., Python, Perl)
- Familiarity with agile development methodologies What We Offer:
- Competitive salary and benefits package
- Opportunity to work with leading-edge technologies and designs
- Collaborative and dynamic work environment
- Professional growth and development opportunities How to Apply:
If you're a motivated and experienced verification engineer looking for a new challenge, please submit your resume to . We can't wait to hear from you!

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
Report this job

About Us:
Sivaltech is a leading VLSI service provider, delivering high-quality design and verification services to top semiconductor companies. We're seeking an experienced Senior Design Verification Engineer to join our team, supporting our client in San Diego, CA, with a focus on chip-level verification. Job Summary:
We're looking for a highly skilled Senior Design Verification Engineer with expertise in verifying complex digital designs at the chip level. The ideal candidate will have experience with various protocols (AMBA AHB, I2C, DDR, USB, UART) and be proficient in developing testbenches, testcases, and testscripts using SystemVerilog/UVM. Responsibilities:
- Develop and execute verification plans, testbenches, and testcases for complex digital designs at the chip level
- Write SystemVerilog/UVM code for testbenches, testcases, and testscripts
- Verify designs using simulation, emulation, and formal verification methods
- Collaborate with design engineers to resolve design issues and improve design quality
- Participate in design reviews and provide feedback on design and verification methodologies
- Mentor junior engineers in verification methodologies and best practices
- Develop and maintain chip-level verification environments, including testbenches, testcases, and testscripts
- Work closely with the design team to ensure that the design meets the required specifications and functionality Requirements:
- 8+ years of experience in design verification engineering, with a focus on chip-level verification
- Strong expertise in SystemVerilog/UVM and verification methodologies
- Proficiency in verifying designs using AMBA AHB, I2C, DDR, USB, and UART protocols
- Experience with simulation, emulation, and formal verification tools (e.g., QuestaSim, VCS, Jasper)
- Strong understanding of digital design principles and microprocessor architecture
- Excellent problem-solving skills and attention to detail
- Strong communication and teamwork skills Nice to Have:
- Experience with FPGA design and verification
- Knowledge of scripting languages (e.g., Python, Perl)
- Familiarity with agile development methodologies What We Offer:
- Competitive salary and benefits package
- Opportunity to work with leading-edge technologies and designs
- Collaborative and dynamic work environment
- Professional growth and development opportunities How to Apply:
If you're a motivated and experienced verification engineer looking for a new challenge, please submit your resume to . We can't wait to hear from you!

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
Report this job