Apply on
Availability Status
This job is expected to be in high demand and may close soon. We’ll remove this job ad once it's closed.
Job Description
Integral is building technologies to treat neurological and psychiatric disorders.
Our first device is a miniaturized, implanted, deep-brain interface for severely affected patients. It will have unprecedented capabilities for recording and modulating neural activity and for monitoring patients symptoms.
This device will dramatically advance our ability to treat brain disorders and to understand their biological causes. We will use this unique discovery platform to develop an expanding range of more effective treatments that will ultimately be accessible to everyone.
Cofounders:
Eyal, Head of Engineering: Electrical engineering and R&D leader in medtech, biotech, and robotics for 15-years across industry and academia
Flip, CSO: UCSF Prof. Emeritus and Neuralink cofounder; neuroscientist and neural engineer
Milan, CEO: Neurotech venture builder formerly at Convergent Research; previously AI researcher and software engineer
We prioritize ambitious engineering, speed, and patients' needs.
What you ll doYou ll be responsible for the entirety of Integral's ASIC development efforts. Our most critical need is an AFE IC for neural recording and stimulation that achieves state-of-the-art miniaturization, power efficiency, and channel count.
As one of our first team members, you ll get to play a critical role in defining our engineering strategy and culture.
More specifically, you will:
Rapidly iterate on ASIC specifications with the rest of the team
Own ASIC development from ideation to bring-up
Build and manage our ASIC team, including strategy for build vs. buy and insourcing vs. outsourcing
Establish and manage relationships with fabs and technical partners
Achieve the highest standards of reliability, safety, and supply chain resilience
We work full-time, in-person in South San Francisco.
Who we re looking forYou have:
Taken multiple mixed-signal ICs through ideation, design, tape-out, and test/bring-up
Built and managed an ASIC team
A track record of swift execution
(Bonus) Designed ASICs in heavily regulated industries
Neurotechnology experience is not necessary.