Epicareer Might not Working Properly
Learn More

ASIC/RTL Design Engineer - Senior - Onsite

Salary undisclosed

Apply on


Original
Simplified

Title: ASIC/RTL Design Engineer - Senior - Onsite

Mandatory skills:


ASIC
SystemVerilog, PERL, Python, Tcl
ASIC design, Lint, CDC, STA
micro architecture documentation, hardware, Interconnects
silicon, automation, verification, physical design, quality design, Power saving
Arm architecture, APB, AXI, CHI protocols
synthesis, static timing analysis, optimizations, engineering documentation, scripting
SystemVerilog, power optimization, electronic design automation, signal integrity, system on chip, SOC

Description:

KEY RESPONSIBILITIES:

Write micro-architecture documentation and own major portions of the design and implementation of blocks to meet functional, timing, area, and power requirements.
Collaborate with architecture and hardware teams to understand the requirements.
Work with verification and physical design teams to achieve high quality design and successful tape out.
Design and implement logic functions that enable efficient test and debug.
Participate in silicon bring-up for features owned.
Contribute in cross-functional teams to solve novel problems across multiple functional areas in development of required features.
Implement automation to increase design team efficiency.

Top 3 skills:

Good understanding of SystemVerilog, analyzing existing designs and making modifications, able to understand tools used by ASIC engineers like Lint, CDC, STA, etc. - scripting is nice to have

PREFERRED EXPERIENCE:

5-6+ years' experience
Must have proven track record of ASIC design on several production tape-outs.
Experience in Designing RTL block for an SOC.
Experience in integrating ASIC IP into an SOC.
Experience with Arm architecture and APB, AXI, CHI protocols.
Experience with synthesis, static timing analysis & optimizations.
Experience with design involving Interconnects.
Experience writing timing constraints and exceptions.
Experience with automation using scripting techniques such as PERL, Python or Tcl
Ability to develop clear and concise engineering documentation.
Experience in Power-saving techniques.
Ability to organize and present complex technical information.
Strong verbal and written communication skills

Note :

100% onsite (4 days a week in office, Friday optional)

VIVA USA is an equal opportunity employer and is committed to maintaining a professional working environment that is free from discrimination and unlawful harassment. The Management, contractors, and staff of VIVA USA shall respect others without regard to race, sex, religion, age, color, creed, national or ethnic origin, physical, mental or sensory disability, marital status, sexual orientation, or status as a Vietnam-era, recently separated veteran, Active war time or campaign badge veteran, Armed forces service medal veteran, or disabled veteran. Please contact us at for any complaints, comments and suggestions.

Contact Details :


Account co-ordinator: Godwin Deepak A, Phone No: Extn : 359, Email:

VIVA USA INC.
3601 Algonquin Road, Suite 425
Rolling Meadows, IL 60008
| ;/p>

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
Report this job