FPGA DESIGN / VERIFICATION ENGINEER

FPGA ENGINEER

Onsite work only - Active secret clearance preferred

Required FPGA design and verification is a requirement.
UVM and System Verilog.
Experience integrating FPGA solution on hardware and design validation including simulation validation.

Benefit offerings include medical, dental, vision, term life insurance, short-term disability insurance, additional voluntary benefits, commuter benefits and 401K plan. Our program provides employees the flexibility to choose the type of coverage that meets their individual needs. Available paid leave may include Paid Sick Leave, where required by law; any other paid leave required by Federal, State or local law; and Holiday pay upon meeting eligibility criteria. Disclaimer: These benefit offerings do not apply to client-recruited jobs and jobs which are direct hire to a client

To read our Candidate Privacy Information Statement, which explains how we will use your information, please visit

The Company will consider qualified applicants with arrest and conviction records.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.